At what length does a trace become a "transmission line"?

Even a 1MHz clock will ring on a 30mm trace if the driver's edge is 500ps. What decides whether a trace behaves as a transmission line is not frequency — it's the ratio between the edge speed and the time it takes to travel the trace and back.

Last updated: 2026-09-14 Transmission linesReflectionRise timeTermination

Does the voltage finish changing before the edge makes a round trip?

Drive a signal into one end of a trace and it takes a propagation delay tpd to reach the other end — roughly 6–7ps/mm for FR-4 microstrip, and around 7ps/mm for stripline. A 50mm trace is 300–350ps one way.

If the signal's rise time tr is much longer than that round trip (2·tpd), reflections bounce back and forth many times and settle out while the edge is still changing, so the whole trace can be treated as a single voltage. That's the condition for lumped-element treatment. If tr is shorter than the round trip, there's a moment when the near end and far end sit at different voltages, and reflections show up as visible artifacts in the waveform. That's distributed behavior — a transmission line.

A common rule of thumb: lumped-element treatment holds if the trace delay is 1/6 or less of the rise time; a more conservative design uses 1/10. In terms of length, that's a critical length ℓ = tr / (6 × tpd).

Rise time versus critical length (FR-4 microstrip, tpd = 6.5ps/mm)
Rise time trCritical length, 1/6 ruleCritical length, 1/10 ruleTypical device
10ns256mm154mmolder 74HC, slow op-amps
3ns77mm46mm74HC (5V), slower MCU GPIO
1ns26mm15mm74LVC, typical MCU GPIO
500ps13mm8mmFPGA I/O, high-speed logic
100ps2.6mm1.5mmSerDes, DDR strobe
Far-end waveform versus trace lengthLeft: a 10mm trace with a clean rise to 3.3V in 1ns. Right: a 100mm trace showing decaying ringing from reflections, its peak exceeding the receiving IC's 4.0V absolute maximum rating. Same driver, same edge — trace length still changes the far-end waveform 1ns rise time, no termination, FR-4 microstrip 10mm trace (under the 26mm critical length) 130ps round trip. Reflections settle within the edge 0V 3.3V Absolute maximum rating, 4.0V Time → 100mm trace (4x the critical length) 1.3ns round trip. Reflections remain in the waveform 0V 3.3V Absolute maximum rating, 4.0V Time → What triggers the reflection is not the clock frequency, but the 350MHz-equivalent content in the edge. Past the critical length, either shorten the trace or add series termination at the driver.
Figure 1: with the same 1ns edge, a trace shorter than the critical length (26mm) gives a clean far-end waveform, while at 100mm ringing appears and exceeds the absolute maximum rating.

Clock frequency is beside the point

Even a 1MHz signal, if driven by a device with a 1ns edge like a 74LVC part, carries edge bandwidth of 0.35 / tr ≈ 350MHz. What triggers reflections is not the 1MHz fundamental — it's that 350MHz-equivalent edge.

So "it's a slow signal, the trace doesn't matter" is wrong; the correct statement is "it's a slow-edged signal, the trace doesn't matter." Modern MCUs and logic ICs often have faster edges than their predecessors, to save power, so the same part number from ten years ago may have had a longer critical length.

The real symptoms are overshoot and undershoot at the receiver, ringing, and double-clocking as the waveform crosses back and forth through the threshold. It's not unusual for an intermittent "count is sometimes one too many" bug on a 1MHz clock to trace back to ringing on a 30mm trace.

Past the critical length, terminate

Once a trace exceeds its critical length, something has to tame the reflections. For a simple point-to-point trace on a board, the easiest fix is a series termination at the driver (a damping resistor): pick the resistor so it, plus the driver's own output resistance (roughly 10–30Ω for CMOS), sums to the trace's characteristic impedance (around 50Ω). That's why 22–33Ω values show up so often.

Series termination works by halving the amplitude at the driver, then doubling it back to full swing when it reflects off the open far end. The correct full amplitude only appears once, right at the far end — any receiver tapped in along the way sees a period at half amplitude. It doesn't suit a trace with multiple receivers.

For multiple receivers, or when the far end needs the correct amplitude at all times, use parallel termination at the receiver end (a resistor matching the trace's characteristic impedance, to GND or to a termination voltage). That draws continuous DC current, raising power consumption and demanding more from the driver.

Before deciding whether termination is needed at all, check whether the trace can simply be shortened below its critical length, or whether a slower-edged driver would do. Termination treats the symptom — a short enough trace needs none.

For a sine wave (RF), it's 1/10 of a wavelength

Everything above concerns digital edges. For RF or high-frequency analog signals treated as sine waves, compare the trace length with the wavelength instead. The rule of thumb is 1/10 of a wavelength or less for lumped-element treatment.

FR-4 microstrip has an effective dielectric constant around 3, so its wavelength is about 1/√3 ≈ 0.58 of the free-space value: roughly 1.7m at 100MHz and 17cm at 1GHz, giving λ/10 values of 17cm and 17mm respectively. At 2.4GHz, λ/10 ≈ 7mm — a regime where even a few-mm feed line to an antenna needs impedance matching.

The digital critical length and the RF λ/10 rule are really the same idea, once you convert edge bandwidth 0.35 / tr into a frequency: a 1ns edge ≈ 350MHz ≈ λ/10 of 48mm. That's looser than the 1/6 rule's 26mm because a sine wave is a single frequency, while an edge carries even higher-frequency content.

The decision procedure

  1. Read the rise time tr off the driver's datasheet. If it isn't listed, use the transition time of another output in the same family, or measure it (with a scope that has enough bandwidth).
  2. Get tpd from the trace length and layer, and calculate the one-way trace delay. The trace length to delay calculator does this directly.
  3. If one-way delay × 6 is shorter than tr, treat it as lumped; if longer, treat it as a transmission line. The lumped/distributed calculator implements exactly this check.
  4. If it's a transmission line, first see whether the trace can be shortened; if not, settle on a characteristic impedance and terminate.
  5. On the prototype, check the far-end waveform with an active probe or a short GND connection, and confirm any overshoot stays within the receiving IC's absolute maximum rating (e.g. VCC + 0.5V).

Frequently asked questions

Is a 10MHz SPI bus slow enough that the trace doesn't matter?
It comes down to edge speed, not frequency. If the MCU's GPIO edge is 1–2ns, the critical length is 25–50mm, and any trace longer than that — an inter-board cable, say — will ring. Either slow the MCU's output slew-rate setting, or add a 22–33Ω series resistor at the driver.
How do I pick the value of a damping resistor?
It's the trace's characteristic impedance minus the driver's output resistance. For a 50Ω trace with 20Ω of output resistance, that's 30Ω — in practice you'd pick 22Ω or 33Ω. Output resistance can be estimated as VOL / IOL (e.g. 0.4V / 8mA = 50Ω), but that's a saturated value and the real value during a transition often runs a bit lower, so check the waveform on a prototype and adjust.
Should I use 1/6 or 1/10?
It depends on how much overshoot you can tolerate. 1/6 gives "reflections exist, but the waveform still reads correctly"; 1/10 gives "reflections are barely visible." Use 1/10 when operating close to a receiver's absolute maximum rating, or for signals like clocks where a glitch is fatal.
How much does a termination resistor add to power consumption?
Series termination at the driver draws no DC current, so it adds nothing. Parallel termination at the receiver (50Ω to GND) draws 3.3V / 50Ω = 66mA while High, or 220mW. Thevenin termination or termination to a VTT rail can cut that roughly in half, but it's still substantial, which is why series termination is the default choice for traces within a board.

Standards and references

  • H. W. Johnson, M. Graham, High-Speed Digital Design: A Handbook of Black Magic — The critical-length concept and a comparison of termination schemes
  • IPC-2141A — Transmission-line impedance and propagation-delay calculations
  • Individual logic IC manufacturer datasheets — Output transition times (tr / tf) and output resistance

← All columns